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Abstract—We introduce Pi-regulation, a new definition of
traffic regulation which extends both the arrival curves of
network calculus and Chang’s max-plus g-regulation, and also
includes new types of regulation such as packet rate limitations.
We provide a new exact equivalence between min-plus and max-
plus formulations of traffic regulation. We show the existence and
a max-plus representation of per-flow minimal regulators, which
extends the concepts of packetized greedy shapers and minimal
g-regulators. We show that any minimal regulator, placed after
any arbitrary system that is FIFO for the flow of interest, does not
increase the worst-case delay of the flow. We extend the theory
to interleaved regulation and introduce the concept of minimal
interleaved regulator. It generalizes the Urgency Based Shaper
that was recently proposed by Specht and Samii as a simpler
alternative to per-flow regulators in deterministic networks with
aggregate scheduling. With this regulator, packets of multiple
flows are processed in one FIFO queue and only the packet at the
head of the queue is examined against the regulation constraints
of its flow. We show that any minimal interleaved regulator,
placed after any arbitrary FIFO system does not increase the
worst-case delay of the combination.
Index Terms—Network Calculus, FIFO Systems, Regulators,
Shapers
I. INTRODUCTION
We are interested in First-In-First-Out (FIFO) or FIFO-per-
class systems, as they are found e.g. in industrial networks or
in Ethernet or routed networks with delay guarantees, see for
example the current time sensitive networking (TSN) group
of IEEE 802.1 [1] or the detnet group of IETF [2]. In FIFO
networks, the burstiness of a flow increases at every hop where
it shares a queuing point with other flows of its class, in direct
relation to the burstiness of these flows [3]. The increased
burstiness of this flow may, in turn, increase the burstiness of
other flows in the same class. This creates a positive feedback
loop, which causes large worst-case delays in FIFO per-class
networks [4]. Another consequence is that computing worst-
case delays in FIFO networks is a very difficult exercise [5].
Even in feed-forward topologies, finding proven bounds that
are close to the worst case is difficult: the determination
of the worst case is NP-hard [6] and can be addressed by
linear programming [7]. Alternative approaches combine the
network calculus building blocks of min-plus network calculus
in various ways, leading to better bounds by using the Pay
Multiplexing Only Once property [8] or the Aggregate Arrival
Bounding technique [9]. However, none of these combinations
seem to dominate the others and every case requires some
tailored analysis [10]. These techniques are available in several
software tools [11], [12].
A radical alternative is to avoid cascades of increased
burstiness by re-shaping every flow at every hop [13]. This
was used in tools that perform industry-floor automatisation by
using network calculus [14]. However, this typically requires
per-flow queuing at every hop, which defeats the purpose of
FIFO networks.
Specht and Samii introduced in [15] a simpler alternative,
under the name “Urgency Based Scheduler” (UBS). With a
UBS, the packet at the head of the queue is examined against
the regulation constraints of its flow; it is released at the
earliest time at which this is possible without violating the
constraints. Packets that are not at the head of the queue are
not examined until they reach the head of the queue. The
regulation constraints are either the “Length Rate Quotient”
(LRQ) rule, or a leaky bucket constraint (we explain the details
in Section III). The motivation is to avoid per-flow queuing,
which is perceived as expensive, while keeping per-flow state,
which is inexpensive. Similar ideas are used in the context of
best-effort traffic in [16].
In [15], Specht and Samii compute a bound on the packet
delay for a network of priority queues with constant rate
servers and UBS. They use a trajectory analysis. More pre-
cisely, end-to-end latency bounds are obtained by examining,
for each flow, a sequence of past dequeuing events, and
assuming that there are periods of times in the past where
queues were empty. The analysis is ad-hoc, and does not
separate between the service process and the effect of the
UBS. It is very complex and is extremely difficult to validate.
Nonetheless, it is quite remarkable, and somewhat unexpected,
that Specht and Samii find explicit latency bounds, in spite
of the interleaving of flows in the UBS. Also they find, by
inspection of formulas, that UBS does not increase the delay
bound that they obtain for the priority scheduler. The goal
of this paper is to provide a theory that (1) can be used
to explain and formally prove these results, (2) isolates the
effect of the UBS and of the specific assumptions on the
rest of the network, (3) applies to general FIFO systems
instead of priority queues, and (4) separates what is specific to
leaky bucket and LRQ and what is a consequence of minimal
regulation in general.
To this end, we introduce the concept of “Minimal Inter-
leaved Regulator”, which extends the concept of UBS to a
very large class of regulation rules. Like the UBS, a minimal
interleaved regulator examines only the packet at the head of
the queue; it possibly delays this packet but also, due to FIFO,
all following packets, which typically belong to other flows.
However, we show that, when a minimal interleaved regulator
is placed after an arbitrary FIFO system, the worst-case delay
of the combination is the same as without the interleaved
regulator. This shaping-for-free property is well-known with
per-flow shapers and per-flow service curve elements [17]; as
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2we show later, it also holds with general per-flow minimal reg-
ulators and arbitrary FIFO systems settings, and surprisingly,
it continues to hold with minimal interleaved regulators.
UBS assumes that flows are regulated either using LRQ
or a leaky bucket constraint. Now the former is an instance
of Chang’s g-regulator [18], which uses max-plus algebra
(see Section III-B), whereas the latter is an instance of an
arrival curve constraint, which uses min-plus algebra (see
Section III-C). It is known that a g-regulation constraint is
not equivalent to an arrival curve constraint [19]. In contrast,
in [20] Liebeherr shows that there is an isomorphism between
the min-plus and max-plus representations of regulation con-
straints, and of the associated regulators (called “shapers”).
Therefore the non-equivalence between Chang’s g-regulation
and arrival curve constraints is not explained by the choice
a max-plus or min-plus algebra. Indeed, the difference is
whether traffic constraints are expressed at an arbitrary packet
arrival time (as with Chang’s g-regulation constraint) or at an
arbitrary point in time or space (as with arrival curves or the
equivalent max-plus envelope of Liebeherr). In Theorem 1 we
give a new result which formulates arrival curve constraints
by means of packet arrival times, and thus clarifies the relation
between these viewpoints.
This motivates the definition of a new formalism for reg-
ulators that encompasses both g-regulation constraints and
arrival curves. More precisely, we introduce in Section III
the concept of “Pi-regularity” and in Section IV of “minimal
Π−regulator”, adapted to the context of FIFO systems. We
show that these concepts contain as special cases the classical
greedy shaper of network calculus [21] as well as Chang’s
“minimal regulator” [18]. We show that it also contains
other regulators, which cannot be expressed in these classical
frameworks, such as the TSN packet rate regulator. We show
that any per-flow minimal regulator does not increase the
worst-case latency of any system that is FIFO per flow. We
also provide a simple, intuitive proof for this result.
In Section V we introduce and analyze interleaved reg-
ulators, show their existence and derive in an intuitive and
simple way our main result on the maximum latency induced
by minimal interleaved regulators. Section II describes the
notation and provides some background results. Proofs of
lemmas and theorems are in appendix, except for the proofs of
the theorems on worst-case latency, which have an independent
interest, and are given in the main text.
II. NOTATION AND GENERAL PRE-REQUISITES
A. Packet Sequences and FIFO Systems
We use a notation similar to Chang’s marked point process
notation in [18]. We consider an arbitrary FIFO system that
has packet sequences as input and output. In some cases the
input and output packet sequences belong to one single flow,
but in general we are interested in packet sequences where
packets may belong to different flows.
• N = {0, 1, 2, ...} and N+ = {1, 2, 3, ...}.
• R+ = [0,∞) is the set of non-negative real numbers.
• F is the set of sequences such that A ∈ F whenever
A = (A1, A2, ...) with An ∈ [−∞,+∞) for n ∈ N+.
• Finc is the subset of F of wide-sense increasing se-
quences, i.e. A ∈ Finc if and only if A ∈ F and
An ≤ An+1 for all n ∈ N+.
• G is the set of positive integer-valued sequences. i.e. L ∈
G whenever L = (L1, L2, ...) with Ln ∈ N+ for n ∈ N+.
• x ∨ y denotes the maximum of x and y, for x, y ∈
[−∞,+∞].
• Whenever h ∈ R and A ∈ F , A + h and h + A denote
the sequence A′ such that A′n = An + h for all n ∈ N+.
• For A,A′ in F the notation A ≤ A′ means that An ≤ A′n
for all n ∈ N+.
• The supremum of an empty set is −∞.
• The infimum of an empty set is ∞.
• The summation of an empty set is 0.
• 1{C} is equal to 1 when the condition C is true and is
equal to 0 otherwise.
• I{C} is equal to 1 when the condition C is true and is
equal to +∞ otherwise.
• For x ∈ R, dxe is the ceiling of x, namely the smallest
integer ≥ x; bxc is the floor of x, namely the largest
integer ≤ x.
A general packet sequence is a triple such as (A,L, F )
where:
1) The first element A is the sequence of packet dates, i.e.
the time instants A = (A1, A2, ...) at which the packets
are observed. We assume that packet numbering follows
chronological order; simultaneous packet observation
times in the same sequence are possible. Thus we require
that A ∈ Finc. Depending on the context, we may
denote the sequence of packet dates with A (for arrivals)
or D (for departures) etc.
2) The second element is a sequence of packet lengths L =
(L1, L2, ...) with L ∈ G. Packet lengths are counted in
some arbitrary data unit, typically in bytes or words of
a fixed number of bytes.
3) The third element is a sequence of flow numbers F =
(F1, F2, ...) with Fn ∈ N+, and n ∈ N+. In other
words, Fn = f means that packet n belongs to flow
f . To avoid cumbersome notation, we assume without
loss of generality that the set of flow numbers is finite
and that the subsequence of packets of flow f is infinite,
for every f .
With this notation, we can express a FIFO system as a system
that maps a given input packet sequence (A,L, F ) to an
output packet sequence (D,L, F ) such that A ≤ D. Observe
that our definition of packet sequences allows simultaneous
packet arrivals; inside a packet sequence, different packets
with identical dates must be numbered differently, i.e., we
assume that there is a tie-breaking rule for ordering packets.
Our definition of FIFO system requires that such a numbering
is preserved.
When a packet sequence is for a single flow, we simply
describe it as a couple such as (A,L). A system S is FIFO
for a flow with input sequence (A,L) if the output packet
sequence for this flow is (D,L) for some D ∈ Finc such that
A ≤ D.
3B. Notation for Flows Inside a Packet Sequence
In Section V we need some specific notation for flows inside
a packet sequence. Given a sequence F of flow numbers, we
define I() as the function that returns the index of packet n
in its flow. In other words:
I(n) = card
{
m ∈ N+ : m ≤ n and Fm = Fn
}
(1)
We also define the function ind() such that ind(f, i) is the
index in the packet sequence of the ith packet of flow f ; in
other words:
ind(f, i) = n⇔ (Fn = f and I(n) = i) (2)
Note that the functions I() and ind() depend on the packet
sequence F but we leave out the dependency on F for the
sake of simplicity in notation.
When a flow f is present in a packet sequence (A,L, F )
we define Af [resp. Lf ] as the subsequence extracted from
A [resp. L] by keeping only the packet dates [resp. lengths]
corresponding to a packet of flow f , namely
Afi = Aind(f,i), L
f
i = Lind(f,i) for all i ∈ N (3)
For example, assume the sequence of flow numbers is F =
(3, 4, 1, 2, 1, 3...), i.e. the first packet belongs to flow 3 (F1 =
3), the second to flow 4 (F2 = 4), etc. Packets 3 and 5 belong
to flow 1, packet 5 is the second packet of flow 1 so ind(1, 2) =
5, I(5) = 2, A1 = (A3, A5, ...) and A3 = (A1, A6, ...).
C. Pseudo-Inverses
Let f() be a wide-sense increasing function R+ → R+. Let
f↓() : R+ → [0,∞] be its lower pseudo-inverse, defined by
[18], [20]
f↓(x) = inf {s ≥ 0 such that f(s) ≥ x} (4)
= sup {s ≥ 0 such that f(s) < x} (5)
The lower pseudo-inverse is the same as the pseudo-inverse in
[21]. Similarly, let f↑() : R+ → [0,∞] be its upper pseudo-
inverse, defined by [18], [20]
f↑(x) = sup {s ≥ 0 such that f(s) ≤ x} (6)
= inf {s ≥ 0 such that f(s) > x} (7)
Note that f↓(0) = 0. Furthermore [21, Theorem 3.1.2]:
f(t) ≥ x⇒ t ≥ f↓(x) (8)
and
t > f↓(x)⇒ f(t) ≥ x (9)
but the converse may not hold. However, we have:
Lemma 1: If f is right-continuous then for all t, x ∈ R+:
t ≥ f↓(x)⇔ f(t) ≥ x (10)
It is known [22, Theorem (4.2.1)] that f() is not necessarily
continuous but (1) its set of discontinuities is countable and
(2) f() has a limit to the right and to the left at every point.
We denote with f+() the right-limit of f(), defined for t ∈ R+
by f+(t) = lims→t,s>t f(s) = infs>t f(s). Note that f+() is
right-continuous and whenever 0 ≤ s < t:
f(s) ≤ f+(s) ≤ f(t) (11)
Similarly, we denote with f−() the left-limit of f(), defined
for t ∈ R+ by f−(t) = lims→t,s<t f(s) = sups<t f(s).
Last, we will use the following results, which are true for
any wide-sense increasing function f() : R+ → R+
Lemma 2: f↓ = (f+)↓ and f↑ = (f−)↑.
Lemma 3: (f↑)− = f↓ and (f↓)+ = f↑ .
Proofs of the lemmas are in appendix.
III. PI-REGULARITY
In this section and the next section we are interested in
regulation of a single flow. We start by introducing a new
concept, “Pi-regularity”, which extends both arrival curve
constraints and Chang’s g-regularity. This concept will prove
to be essential in analyzing interleaved regulators in Section V.
A. Definition of Pi-Regularity
Our new definition of regularity uses an operator, say Π,
which must satisfy the following conditions.
C1 Π is a mapping Finc × G → F , i.e. Π takes
as argument a single-flow packet sequence (A,L)
and transforms it into a sequence of time instants.
The output sequence is in F , i.e. is not necessarily
monotonic.
C2 Π is causal, in the following sense: if Π(A,L) = A′
then the value of A′n may depend on A1, ...An−1 and
L1, ..., Ln but not on Am for m ≥ n nor on Lm for
m ≥ n+ 1.
C3 Π is homogeneous with respect to A: Π(A +
h, L) = Π(A,L) + h for any constant h ∈ R and
any sequences A ∈ Finc, L ∈ G.
C4 Π is isotone with respect to A: whenever A,A′ ∈
Finc are such that A ≤ A′ then also Π(A,L) ≤
Π(A′, L) for any sequence L ∈ G.
Observe that the causality condition C2 is a little unusual, as
it does not allow A′n to depend on An. This is required for
the theory to work; in particular, if we would allow A′n to
depend on An, the max-plus representations of the minimal
regulators in Eq.(44) and Eq.(49) would be circular and would
not be useful.
Note that if an operator Π is causal and homogeneous with
respect to A then necessarily Π(A,L)1 = −∞ for any input
(A,L). This can be derived by observing first that Π(A,L)1
is independent of A by causality and therefore has the form
c(L) ∈ [−∞,∞). Second, by homogeneity Π(A + h, L) =
Π(A,L) + h for any real number h so c(L) = c(L) + h for
any h, which is possible only if c(L) = −∞.
In the next three subsections we give several examples of
such operators. They all have the form
Π(A,L)n = max
1≤m≤n−1
{Am +Hm,n(L)} (12)
for some appropriate choice of the array Hm,n(L) (with
Hm,n(L) ∈ [−∞,∞) for m < n ∈ N+, L ∈ G and such
4that Hm,n does not depend on Lj for j ≥ n+1). An operator
defined by an equation of the form Eq.(12) is a max-plus-
linear operator and clearly satisfies C1-C4. Note that here the
identity Π(A)1 = −∞ follows from the fact that the max in
Eq.(12) is −∞ when the set of indices is empty.
Definition 1 (Pi-Regularity.): Given some operator Π that
satisfies C1-C4, we say that a single-flow packet sequence
(A,L) is Π−regular if A ≥ Π(A,L).
We next give some examples and show how this definition
extends existing frameworks.
B. Chang’s g-Regularity
Given some wide-sense increasing function (or sequence)
g() : N → R+ such that g(0) = 0, Chang [18] defines a
single-flow packet sequence (A,L) as g-regular if and only if
for all m,n ∈ N+ such that m < n we have
An −Am ≥ g (Lm + ...+ Ln−1) (13)
It is immediate to see that g-regularity is a special case of
Pi-regularity with the operator Π given by
Π(A,L)n = max
1≤m≤n−1
Am + g
n−1∑
j=m
Lj
 (14)
In the case where g(x) = x/r for some r, g-regularity is called
the “Length Rate Quotient” (LRQ) constraint with rate r in
[15]. Any flow that is observed on a physical communication
link of rate r satisfies the LRQ(r) constraint. Because in this
case g is linear, it can easily be seen that, for the LRQ(r)
regulation constraint, Eq.(13) is equivalent to the simpler
condition
An −An−1 ≥ Ln−1
r
(15)
for all n ∈ N+, n ≥ 2. Therefore, LRQ(r) regularity is an
instance of Pi-regularity with the operator ΠLRQ(r) given by
ΠLRQ(r)(A,L)n = An−1 +
Ln−1
r for n ≥ 2
ΠLRQ(r)(A,L)1 = −∞ (16)
C. Arrival Curve Constraint
This is a classical network calculus constraint, originally
expressed with min-plus algebra. It uses some wide-sense
increasing function σ() : R+ → R+, called “arrival curve” or
“min-plus traffic envelope”; it can always be assumed without
loss of generality that σ is sub-additive and σ(0) = 0 (but we
don’t need such an assumption in the following theorems). The
celebrated leaky bucket constraint LB(r, b) [23] corresponds to
σ(t) = rt + b for t > 0 and σ(0) = 0, where r is the leaky
bucket rate and b the burstiness. The arrival curve constraint
is expressed in terms of the cumulative arrival function R(t),
defined for t ≥ 0, and which can be derived from the single-
flow packet sequence (A,L) by
R(t) =
∑
n∈N+
Ln1{An<t} (17)
where the indicator function 1{An<t} has the value 1 when the
condition {An < t} is true and 0 otherwise. In this context,
we assume that time is nonnegative and in particular An ≥ 0.
The arrival curve constraint requires that
R(t)−R(s) ≤ σ(t− s) for all 0 ≤ s ≤ t (18)
Liebeherr shows in [20] that the arrival curve constraint can
be expressed in max-plus algebra. To this end, he introduces
the arrival time function T () = R↑(), which is equal to the
upper pseudo-inverse of cumulative arrival function R(), and
is also given by
T (x) = inf
n∈N+
(
AnI{L1+...+Ln>x}
)
for x ≥ 0 (19)
where the indicator function I{L1+...+An>x} has the value
1 when the condition {An < t} is true and +∞ otherwise.
Note that R() can be recovered from T () since R() = T ↓().
Liebeherr shows that the arrival curve constraint Eq.(18) is
equivalent to the condition
T (y)− T (x) ≥ λ(y − x) for all 0 ≤ x ≤ y (20)
with λ() = σ↑(). In other words, the upper pseudo-inverse
σ↑() is a max-plus traffic envelope of T () if and only if σ()
is an arrival curve, or min-plus traffic envelope, of R(). If
we enforce that σ() be left continuous, then σ() is the lower
pseudo-inverse of σ↑() and thus there is exact equivalence
between min-plus and max-plus traffic envelopes.
To make the link between arrival curve constraints and Pi-
regularity, we need to go one step further and understand the
relation between traffic constraints expressed at an arbitrary
point in time (or space, as in Eq.(18) and Eq.(20)) and
constraints that are expressed at packet arrival times. This is
provided by the following theorem.
Theorem 1: [Formulation of Arrival Curve Constraint by
Means of Packet Arrival Times] Consider a single-flow packet
sequence (A,L) and the associated cumulative arrival function
R() given by Eq.(17). Let σ() be some wide-sense increasing
function, σ+() its right-limit and σ↓() the lower pseudo-
inverse of σ() (and hence, by Lemma 2 also of σ+()).
The following three conditions are equivalent:
1) The arrival curve constraint in Eq.(18) is satisfied;
2) For any m,n with 1 ≤ m ≤ n:
n∑
j=m
Lj ≤ σ+(An −Am) (21)
3) For any m,n with 1 ≤ m ≤ n:
An −Am ≥ σ↓
 n∑
j=m
Lj
 (22)
The proof is in appendix. We give above a version of the
theorem using the arrival curve σ(). An equivalent formulation
can be given, assuming that we are given not the arrival curve
σ() but the max-plus traffic envelope λ(). Then define σ = λ↓
so that Eq.(18) is equivalent to Eq.(20). Using Lemma 3 we
have λ↑ = σ+ and λ− = σ↓, so that Eq.(21) is equivalent to
n∑
j=m
Lj ≤ λ↑(An −Am) (23)
5and Eq.(22) is equivalent to
An −Am ≥ λ−
 n∑
j=m
Lj
 (24)
which shows the duality between min-plus and max-plus
representations.
Theorem 1 shows that an arrival curve constraint, which is
originally defined by using cumulative arrival functions, can
also be expressed exactly by using packet arrival times. Thus,
its establishes an exact equivalence between a min-plus ori-
ented representation, and a max-plus oriented representation.
An important outcome is that the condition in Eq.(22) or
Eq.(24) has the form in Eq.(12); this shows that an arrival
curve constraint is a special form of Pi-regularity. The operator
Π that corresponds to an arrival curve σ() is given by
Π(A,L)n = max
1≤m≤n−1
Am + σ↓
 n∑
j=m
Lj
 (25)
The theorem also sheds some light on the difference
between arrival curve constraints and Chang’s g-regularity.
Notice that the arrival curve constraint in Eq.(18) implies the
condition
n−1∑
j=m
Lj ≤ σ(An −Am), (26)
for any m ≤ n ∈ N+. This can be derived from a direct appli-
cation of Eq.(18) to s = Am, t = An. However, it can easily be
seen that the converse is not true, i.e. this last condition is not
equivalent to the arrival curve constraint – compare to Eq.(21).
Observe now that the definition of g-regularity involves only
equations such as Eq.(26). In particular, it does not involve the
length Ln of the current packet, which explains why it cannot
be equivalent to arrival curve constraints and why published
relations between the two involve a bound with a term in Lmax,
the maximum packet size of the flow.
In the rest of this subsection we apply the above theorem
to two classic arrival curve constraints.
1) Leaky Bucket Constraints: For the single leaky bucket
constraint LB(r, b), we can take σ(t) = rt+b for some positive
r and b, so that σ+(t) = σ(t) and σ↓(x) = 0 ∨ x−br . The
condition Eq.(22) is equivalent to
An ≥ Am ∨
(∑n
j=m Lj
)
− b
r
(27)
and the Pi-regularity condition can be expressed by
An ≥ A1 ∨
(∑n
j=1 Lj
)
− b
r
∨A2 ∨
(∑n
j=2 Lj
)
− b
r
...
∨An−1 ∨
(∑n
j=n−1 Lj
)
− b
r
(28)
Note that An ≥ Am is always true by construction for any
1 ≤ m ≤ n − 1. Therefore, the constraint in the previous
equation is equivalent to
An ≥ max
1≤m≤n−1
Am +
(∑n
j=m Lj
)
− b
r
 (29)
The operator ΠLB(r,b) that corresponds to the leaky bucket
constraint LB(r, b) is therefore given by
ΠLB(r,b)(A,L)n = max
1≤m≤n−1
Am +
(∑n
j=m Lj
)
− b
r

(30)
2) Staircase Arrival Curve: The staircase arrival curve
SC(τ, b) is defined for τ > 0, b > 0 by
σ(t) = b
⌈
t
τ
⌉
, t ≥ 0 (31)
and is used to express the constraint that at most b data units
can be observed over any window of fixed duration τ [21].
Here σ() is left-continuous and straightforward computations
give:
σ+(t) = b
⌊
t
τ
+ 1
⌋
, t ≥ 0 (32)
σ↓(x) = τ
⌈x
b
− 1
⌉
, x > 0 (33)
σ↓(0) = 0 (34)
The operator ΠSC(τ,b) that corresponds to the staircase arrival
curve SC(τ, b) is therefore given by
ΠSC(τ,b)(A,L)n = max
1≤m≤n−1
Am + τ

(∑n
j=m Lj
)
− b
b


(35)
D. Limits on Packet Rate
Packet rate limitations are used to put limits on the process-
ing demand in networking boxes. For example, the IEEE TSN
working group specifies a limit, say K ∈ N+ on the number
of packets sent by a flow over a specified duration, say τ ≥ 0.
If all packets are of the same size, say `, this is the same as
a staircase arrival curve constraint SC(τ, b) with b = K`. By
Theorem 1 and Eq.(33), in this specific cases such a packet
rate constraint is equivalent to
An −Am ≥ τ
⌈
n−m+ 1−K
K
⌉
(36)
If packets are not all of the same size, this cannot be speci-
fied exactly as an arrival curve constraint nor as a g-regulation
constraint. However, it is still expressed by the constraint in
Eq.(36). Therefore, this “TSN packet rate regulation” is an
instance of Pi-regularity, with the operator ΠTSN(τ,K) defined
by
6ΠTSN(τ,K)(A,L)n = max
1≤m≤n−1
{
Am + τ
⌈
n−m+ 1−K
K
⌉}
(37)
Other forms of packet rate limitations can be defined. For
example, a packet spacing constraint PS(τ ) can be defined by
An −An−1 ≥ τ, for all n = 2, 3... (38)
where τ ≥ 0 is the spacing interval. Note the analogy
with an LRQ regulation constraint. This regulation constraint,
is obviously an instance of Pi-regularity, with the operator
ΠPS(τ) given by
ΠPS(τ)(A,L)n = An−1 + τ for n ≥ 2
ΠPS(τ)(A,L)1 = −∞ (39)
Last, similar to leaky bucket constraints, we can define
a packet rate constraint by allowing a packet rate limit ρ
with some packet burstiness constraint K. In other words,
the “packet burstiness” constraint PB(ρ,K) specifies that the
number of packets observed over an interval of duration t must
be upper bounded by ρt+K. A benefit of this formulation is its
superposition property, i.e. if every flow f in a set S of flows
is PB(ρf ,Kf ) constrained, then the superposition is PB(ρ,K)
constrained, with ρ =
∑
f∈S ρf and K =
∑
f∈S Kf . This
follows immediately from the definition.
Similarly to Eq.(29), the PB(ρ,K) constraint can be ex-
pressed by the condition
An ≥ max
1≤m≤n−1
{
Am +
n−m+ 1−K
ρ
}
(40)
In [24], Jiang says that a flow is (λ, ν) constrained if for all
m < n
An −Am ≥ 1
λ
(n−m− ν) (41)
It is straightforward to see that this is equivalent to Eq.(40)
with λ = ρ and ν = K − 1, in other words, Jiang’s (λ, ν)
constraint is the same as the PB(λ, ν + 1) constraint.
It follows from Eq.(40) that the packet burstiness constraint
(hence also the (λ, ν) constraint) is an instance of Pi-regularity,
with the operator ΠPB(ρ,K) given by
ΠPB(ρ,K)(A,L)n = max
1≤m≤n−1
{
Am +
n−m+ 1−K
ρ
}
(42)
Obviously, all of the constraints defined in this section can
neither be expressed with arrival curves nor with g-regularity.
E. Combination of Regulation Constraints
Pi-regulation constraints can easily be combined, by taking
the maximum of the operators. Indeed, it immediately follows
from Definition 1 that a flow (A,L) is both Π1 and Π2-regular
if and only if it is Π-regular, with Π being the maximum of
Π1 and Π2, defined by
Π(A,L)n = Π
1(A,L)n ∨Π2(A,L)n (43)
for all n ∈ N+. It is straightforward to verify that if Π1 and
Π2 both satisfy C1-C4, then so does Π.
IV. PER-FLOW Π−REGULATOR
After defining Pi-regularity we can now define a per-flow
“Π-regulator” as a FIFO system that may delay some or
all of the packets of a flow in order to make sure that the
resulting output is Π-regular, for some operator Π. A minimal
Π-regulator is one that outputs the packets of the flow as early
as possible. Its existence is shown next.
A. Minimal Per-Flow Π−Regulator
Theorem 2: Consider a single-flow packet sequence (A,L)
and let Π be an operator that satisfies C1-C4. The “minimal Π
regulator” is defined as the FIFO system that transforms the
input packet sequence (A,L) into the output packet sequence
(D,L) such that D1 = A1 and
Dn = max {An, Dn−1,Π(D,L)n} (44)
1) The system defined in this way is a Π-regulator for this
flow.
2) (Minimality:) For any other Π-regulator that transforms
(A,L) into say (D′, L) we have D′n ≥ Dn for all n ∈
N+.
3) The flow (A,L) is Π-regular if and only if D = A.
The proof is in appendix. Note that the definition in Eq.(44)
may appear to be circular, but it is not. This is because Π
is assumed to be causal as in condition C2, which implies
that Π(D,L)n depends only on D1, ..., Dn−1. Therefore, the
output sequence D is well defined by the initial condition
D1 = A1 and Eq.(44).
To each of the regulators described in the previous section
is thus associated a corresponding minimal per-flow regulator,
whose input-output equation is given by Eq.(44). Sometimes
this equation can be simplified by removing redundant terms
in the maximum operation or in the expansion of Π(D,L)n;
for example, for the packet spacing constraint PS(τ ), Eq.(44)
becomes Dn = An ∨ Dn−1 ∨ (Dn−1 + τ), which, because
τ ≥ 0, can be written more simply as
Dn = An ∨ (Dn−1 + τ) (45)
We next show that Chang’s minimal regulator and the
classic packetized greedy shaper [25] are all special cases of
minimal per-flow Π-regulators.
B. Chang’s Minimal Regulator, LRQ(r)-Regulator.
Chang’s minimal g-regulator is the minimal FIFO system
that delivers an output that is g-regular [18]. We have seen
in Section III-B that g-regularity is equivalent to Pi-regularity,
with Π given by Eq.(14). Therefore, the minimal g-regulator
is the minimal Π-regulator with Π given by Eq.(14).
In particular for the minimal LRQ(r)-regulator, a sim-
pler formulation of the operator Π is given by Eq.(16),
from where we derive the input-output equations Dn =
max
{
An, Dn−1, Dn−1 +
Ln−1
r
}
. Observe that Ln−1r ≥ 0 so
the term Dn−1 can be removed from the max. The input-output
equations of the minimal LRQ(r)-regulator are thus D1 = A1
and for n ≥ 2:
Dn = max
{
An, Dn−1 +
Ln−1
r
}
(46)
7C. Packetized Greedy Shaper.
Given some arrival curve σ(), a packetized shaper is a
system that delivers an output that is packetized and satisfies
the arrival curve constraint σ(). Among all packetized shapers,
the packetized greedy shaper is the one that delivers its output
as early as possible [25]. The input and output of a packetized
shaper are cumulative arrival functions such as R() in Eq.(17).
Given a sequence of packet lengths L and for inputs and
outputs that are packetized, there is a one-to-one mapping
between the R() function and the sequence of packet arrival
times. Furthermore, by Theorem 1, an arrival curve constraint
is a form of Pi-regularity, with Π given by Eq.(25). It is then
straightforward to see that a packetized greedy shaper for the
arrival curve σ() is the same as the minimal Π-regulator with
Π given by Eq.(25).
In the special case of a single leaky bucket constraint
LB(r, b), the packetized greedy shaper is called the leaky
bucket shaper. Here the Π operator can take the simpler form
in Eq.(30). The input-output equations of the leaky bucket
shaper LB(r, b) are thus D1 = A1 and for n ≥ 2:
Dn = An ∨Dn−1 ∨
Am +
(∑n
j=m Lj
)
− b
r

∨... ∨
An−1 +
(∑n
j=n−1 Lj
)
− b
r
 (47)
The relation above is the max-plus equation of a leaky bucket
shaper. It is not the best formula for a practical implementation
(see [25] for a discussion of the different implementations of
leaky bucket shapers and their combinations) but it can be
used to derive formal properties of such shapers, as we do in
Section V.
D. Minimal Per-Flow Regulator Does Not Increase Worst-
Case Delay
Regulators are used as a means to avoid burstiness cas-
cades. However, they also add some delay, which needs to
be accounted for, when computing end-to-end delay bounds.
We show next a “reshaping-for-free” property, which is rem-
iniscent of a similar property of networks that use per-flow
queuing [17].
More precisely, assume that a flow (A,L) is fed into a
system that is FIFO for this flow (Figure 1). This system can be
for example a localized system such as a queuing point inside
a switch, router or end-system, which handles multiple flows
and respects the order of packets for this flow; or it can be an
entire network path that is FIFO for this flow. Assume that, at
the input, the flow is Π-regular. This property is, generally, lost
by the output flow (D,L). Assume that we place a minimal
regulator for this flow, just after the output, in order to re-create
the regularity that was lost by traversing the FIFO node and
let (E,L) be the reshaped flow, i.e., the output sequence of
the minimal regulator. The following theorem establishes that
the minimal regulator does not add anything to the worst-case
delay of the FIFO system.
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Fig. 1: Configuration for Theorem 3.
Theorem 3: Assume one Π-regular flow is input to a
system S that is FIFO for this flow. Assume that the operator
Π satisfies conditions C1-C4. The output flow is fed to a
minimal regulator with same operator Π. The worst-case delay
experienced by this flow through the combination is the same
as the worst-case delay experienced through system S alone.
In other words, with the notation above:
sup
n∈N+
(Dn −An) = sup
n∈N+
(En −An) (48)
The proof is illuminating and is given next. It shows that
the theorem immediately derives from the minimality of the
regulator.
Proof: Let d be the worst-case delay for this flow at
system S. If d = +∞ the conclusion is trivially true, thus we
can assume that d is finite.
Replace the minimal Π-regulator with a damper with pa-
rameter d [26], as in Figure 2. The damper, with parameter
d, is a (theoretical) device that knows the time of arrival An
for every packet n and delivers it at time An+d. The damper
input is the flow (D,L) therefore the damper is a system that is
FIFO for this flow, as defined in Section II-A, if Dn ≤ An+d,
which holds because d is an upper bound to the delay of this
flow through S. The output of the damper is (d + A,L); by
property C3, it is also Π-regular. Therefore, the damper is
a Π-regulator for this flow. By definition of the minimal Π-
regulator, it follows that En ≤ An + d.
ሺ݀ ൅ ܣ, ܮሻ
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ሺܦ, ܮሻ ሺܧ, ܮሻ
݀ ൌ	worst case delay of flow ݂
System ܵሺܣ, ܮሻ
Π-regular
damper
݀
ሺܦ, ܮሻ
Fig. 2: Proof of Theorem 3.

Theorem 3 extends of a well-known result concerning pack-
etized greedy shapers, which states that re-shaping does not
increase the delay bound provided by service curve elements.
Here, our result is more general as it applies to any minimal
regulator, not just to packetized greedy shapers.
V. INTERLEAVED REGULATOR
In this section we consider a packet sequence (A,L, F ) of
several multiplexed flows. Recall here that Ln is the length
8of the nth packet, which belongs to flow Fn. Assume that for
every flow f we have a regulation constraint, with operator Πf
for flow f . The regulation operators Πf may be of any kind,
as long as they satisfy the conditions C1-C4. For example,
the regulation operator may be of the LRQ type, leaky bucket
or packet rate limit, or any combination of these operators.
Furthermore, the regulation operators of different flows need
not be of the same type. Recall that saying that flow f is Πf -
regular means here that Af ≥ Πf (Af , Lf ) where Af , Lf are
the sequences extracted from A and L by keeping only the
indices corresponding to packets of flow f .
In this context we define an “interleaved regulator” as a
system that is FIFO and may delay some or all of the packets
of the input sequence so that every flow f inside the output
sequence is Πf -regular. Note that the FIFO condition imposes
that a packet of a flow may not be delivered before a packet
of some other flow that arrived before it. Formally, given
a collection of regulation operators Πf that satisfy C1-C4,
with one operator per flow, an interleaved regulator is a FIFO
system that transforms an input sequence (A,L, F ) into an
output sequence (D,L, F ) such that (Df , Lf ) is Πf−regular
for every flow f .
A. Minimal Interleaved Regulator
The following results establishes the existence of a minimal
interleaved regulator, i.e. one that delays the packets as little
as possible.
Theorem 4: Consider a packet sequence (A,L, F ) with, for
every flow f , one regulation operator Πf that satisfies C1-C4.
The “minimal interleaved regulator” is defined as the FIFO
system that transforms the input packet sequence (A,L, F )
into the output packet sequence (D,L, F ) defined by D1 = A1
and
Dn = max
{
An, Dn−1,ΠFn
(
DFn , LFn
)
I(n)
}
(49)
Recall that, in the above formula, I(n) is the index of packet
n in its flow (namely in flow f = Fn).
1) The system defined in this way is an interleaved regu-
lator for this packet sequence.
2) (Minimality:) For any other interleaved regulator that
transforms (A,L, F ) into say (D′, L, F ) we have D′n ≥
Dn for all n ∈ N+.
3) Every flow f in (A,L, F ) is Πf -regular if and only if
D = A.
The proof is in appendix. Eq.(49) is the input-output char-
acterization of the minimal interleaved regulator. It has an
important consequence: it shows that the minimal interleaved
regulator can be implemented as a “head of the line” system,
as in [15]. More precisely, a possible implementation of the
minimal interleaved regulator is as follows.
• Packets of the multi-flow sequence are queued in FIFO
order;
• The packet at the head of the queue is examined against
the regulation constraints of its flow; it is released at the
earliest time where this is possible without violating the
constraints;
• Packets that are not at the head of the queue are not
examined until they reach the head of the queue.
The Urgency Based Scheduler of Specht and Samii in
[15] is an instance of minimal interleaved regulator, which
corresponds to the case where the regulation operator Πf is
either of the form ΠLRQ(rf ) as in Eq.(16) or ΠLB(rf ,bf ) as in
Eq.(30).
Since the minimal interleaved regulator uses a FIFO queue,
there is no need for per-flow queuing. Note that there is per-
flow state, but on one hand, this per-fow state can be very
simple (a single number) for simple regulation rules such as
leaky bucket, LRQ, packet spacing or packet burstiness; on
the other hand, per-flow state is typically present in switches
and routers for packet forwarding and the per-flow state of
the interleaved regulator can be placed there. In contrast,
implementing one queue per flow as would be required by
per-flow regulators has considerably larger complexity.
It follows from the structure of the minimal interleaved
regulator that, when the packet at the head of the queue is
not eligible for delivery, all packets behind it are delayed.
Therefore a packet may be delayed either because it is too
early with respect to the regulation imposed to its flow, or
because a packet of some other flow at the head of the queue
is being delayed.
B. Minimal Interleaved Regulator Does Not Increase Worst-
Case Delay
As discussed in the introduction, interleaved regulators are
used in networks that handle multiple flows in the same
queue, as a means to avoid burstiness cascades. However, they
also add some delay, which needs to be accounted for, when
computing end-to-end delay bounds. However, they enjoy the
same property as their per-flow counterparts, which is also a
consequence of their minimality.
More precisely, assume that a packet sequence (A,L, F )
is fed into a FIFO system (Figure 3). The following theorem
establishes that the minimal interleaved regulator does not add
anything to the worst-case delay of the FIFO system.
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FIFO 
System ?
Minimal 
Interleaved 
Regulator
?? ?? ??
Fig. 3: Configuration for Theorem 5.
Theorem 5: Assume that a packet sequence (A,L, F ) is fed
into a FIFO system S. Assume that every input flow f is Πf
regular and that the operators Πf satisfy conditions C1-C4.
The output packet sequence (D,L, F ) is fed into a minimal
interleaved regulator with operator Πf for flow f ; its output
is the packet sequence (E,L, F ). The worst-case delay of the
combination is the same as the worst-case delay of the FIFO
system S alone. In other words:
sup
n∈N+
(Dn −An) = sup
n∈N+
(En −An) (50)
9Proof: The proof mimicks the proof of Theorem 3, and
consists in comparing the minimal interleaved regulator with a
damper with parameter equal to the worst-case delay of system
S over all flows. 
C. Comparison With Per-Flow Minimal Regulation
Concerning the effect on worst-case delay, we can compare
the minimal interleaved regulator with a bank of per-flow
minimal regulators, as in Figure 4.
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FIFO 
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FIFO 
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Minimal Interleaved Regulator
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?
One Minimal Regulator per Flow
Fig. 4: Configuration for compari g interl aved regulator with a
bank of per-flow regulators.
Assume the same setting as in Theorem 5, with the differ-
ence that every flow is submitted to its own minimal regulator,
with one regulator queue per flow. Let E′ be the sequence of
output times for the bank of per-flow regulators. The bank
of per-flow regulators is not globally FIFO, since the head-
of-the-line blocking of the minimal interleaved regulator does
not happen here, i.e. the sequence E′ is not necessarily wide-
sense increasing. For every flow f , let df be its worst-case
delay at system S. We can apply Theorem 3 to every flow f
in this configuration and obtain that
sup
n∈N+
(E′n −An)1{Fn=f} = df , ∀f (51)
Compare with Theorem 5, with which there is a subtle
difference. Indeed, Theorem 5 states that the worst-case delay
d = maxf d
f across all flows at system S is not increased by
the downstream minimal interleaved regulator. In some cases,
the worst-case delay df at system S for some flow f may
be less than for other flows flows, and thus df < d for some
flows f . A typical case is when different flows have different
maximum packet lengths and when the delay at S includes a
transmission delay proportional to packet length. Another case
is when different flows require different processing delays. In
such cases, the delay bound of Theorem 5 gives
sup
n∈N+
(En −An)1{Fn=f} ≤ d, ∀f (52)
which is weaker than the delay bound in Eq.(51) obtained
with per-flow regulators for all flows f such that df < d.
The example in Appendix G shows that it is possible to have
equality in Eq.(52) for a flow with df < d. In other words,
interleaved regulation “comes for free” only for the overall
worst-case delay across all flows; for the flows that have a
worst-case delay less than the overall worst-case, there might
be an increase, up to the overall worst-case delay.
We can also easily establish a stronger, per-packet inequal-
ity. Consider one flow of interest, say f , and observe only the
packets of this flow as they go through the configuration in
Figure 3. The output sequence (Ef , Lf ) is Πf -regular and the
minimal interleaved regulator is FIFO for this flow (since it is
globally FIFO). Therefore, the minimal interleaved regulator
is also a per-flow regulator for flow f , though probably not
minimal. It follows that En ≥ E′n whenever packet n belongs
to flow f . Since this holds for every flow f , it follows that
En ≥ E′n, ∀n (53)
In other words, the minimal interleaved regulator cannot beat
the per-flow regulator. The example in Appendix G shows that,
in general, the above inequality is strict for a non empty set
of packets.
D. Application to FIFO Per-Class Networks
This result is quite important for networks that do per-class
scheduling as it shows that it is possible to avoid the burstiness
cascade while keeping only FIFO queues. Following [15],
assume that we place one minimal interleaved regulator per
switch input port and per traffic class, before the input to a
queuing point, as illustrated in Figure 5. The above theorem
can then be applied, where the FIFO system S is the upstream
node that feeds the interleaved regulator. Note that in the
usptream node, there are other flows that are not fed to the
interleaved regulator. Thus, more precisely, the FIFO system
S can be defined as the system that transforms the multi-flow
packet sequence consisting in all packets of all flows that come
from the upstream node.
One minimal interleaved  
regulator per class and per 
input port
Minimal interleaved regulators
input ݅
input ݆
IR ݅, ݇
output ݇
IR ݆, ݇
Fig. 5: Use of Interleaved Regulators as proposed by [15].
Minimal interleaved regulators are inserted before the output
port schedulers. The figure assumes that there is only one traffic
class; at output port k there is one minimal interleaved regulator
(such as IRi, k and ITj, k) per input port.
When computing end-to-end delay bounds, minimal inter-
leaved regulators can then be ignored, since, by the above
theorem, their delay can be absorbed into the previous node
delay. This holds for any valid delay bounds, because The-
orem 5 is about the worst-case delay. Furthermore, since the
input flows to any queuing point is the output of an interleaved
regulator and thus is regulated, delay and backlog bounds can
be computed using network calculus computations; see [27]
for a detailed example.
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TSN assumes that every source satisfies what we call here
the “TSN packet rate regulation” rule in Eq.(36). Therefore,
in a TSN network, it would be consistent to use a minimal
interleaved regulator where the regulation rule for every flow
is “TSN packet rate regulation” (rather than LRQ or leaky
bucket, as is currently proposed by UBS). Observe however
that the “TSN packet rate regulation” is complex to implement
in a regulator, as it requires remembering the dates at which the
most recent packets were sent. A simpler alternative is to re-
place it with the “packet burstiness” constraint (Section III-D),
which requires storing only one counter per flow.
VI. CONCLUSION
Motivated by the Urgency Based Scheduler of [15], we
have introduced a new theory of traffic regulators that is
able to explain the “reshaping-for free” property of minimal
regulators, and can be extended to interleaved regulators,
which handle multiple flows in a single FIFO queue. This
theory extends the existing, non compatible theories of g-
regulators and arrival curve constraints, and also sheds some
light on their relationship. It also gives a practical means to
avoid burstiness cascades in per-class FIFO networks.
In future research, it might be interesting to explore the
service guarantees offered by minimal regulators. Indeed the
packetized greedy shaper, which is the minimal regulator for
an arrival curve constraints, offers a service guarantee in
the form of a service curve (a min-plus concept). Similarly,
Chang’s minimal g-regulator is a g-server (the max-plus
counterpart of a service curve element). Since Pi-regulation
subsumes both arrival curve constraints and g-regulation, it
will be interesting to find ways of expressing the service guar-
antees offered by the minimal Pi-regulator and the minimal
interleaved regulator.
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APPENDIX
A. Proof of Lemma 1
• ⇐ is Eq.(8).
• ⇒: We have t ≥ f↓(x). If t > f↓(x), the conclusion
follows from Eq.(9). Else we have t = f↓(x). For any s > t,
we have f(s) ≥ x by Eq.(9). Therefore lims→t,s>t f(s) ≥ x.
Since f() is right-continuous, lims→t,s>t f(s) = f(t).
B. Proof of Lemma 2
We do the proof for the statement f↓ = (f+)↓. The proof
for f↑ = (f−)↑ is exactly similar and is left to the reader.
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Note that f(t) ≤ f+(t) for all t therefore {t : f(t) ≥ x} ⊆
{t : f+(t) ≥ x}, thus f↓(x) ≥ (f+)↓(x).
Assume now, by contradiction, that f↓(x) > (f+)↓(x). For
any t such that (f+)↓(x) < t < f↓(x), we have:
1) t < f↓(x) and since f↓(x) is the infimum of the set
{t : f(t) ≥ x}, it follows that t is not in this set, i.e.
f(t) < x
2) t > (f+)↓(x) and by Eq.(9) it follows that f+(t) ≥ x
Thus, for any t ∈ ((f+)↓(x), f↓(x)) we have f+(t) > f(t)
i.e. t is a point of discontinuity of f . But this is impossible
because this interval is not a countable set. Thus it is not
possible that f↓(x) > (f+)↓(x), which proves that f↓(x) =
(f+)↓(x).
C. Proof of Lemma 3
We do the proof for the statement (f↑)− = f↓. The proof
for (f↓)+ = f↑ is exactly similar and is left to the reader.
We can rewrite the definitions in Eq.(5) and Eq.(6) as
f↓(y) = sup
s∈R+
(
s1{f(s)>y}
)
(54)
f↑(y) = sup
s∈R+
(
s1{f(s)≤y}
)
(55)
Therefore, using associativity of sup:
(f↑)−(x) def= sup
0≤y<x
f↑(y) (56)
= sup
0≤y<x
(
sup
s∈R+
(
s1{f(s)≤y}
))
(57)
= sup
s∈R+
(
sup
0≤y<x
(
s1{f(s)≤y}
))
(58)
= sup
s∈R+
(s ϕ(s, x)) (59)
with ϕ(s, x) def= sup0≤y<x
(
1{f(s)≤y}
)
. Now if x > f(s) then
ϕ(s, x) = 1 and if x ≤ f(s) then ϕ(s, x) = 0. Therefore
ϕ(s, x) = 1{x>f(s)}. Thus
(f↑)−(x) = sup
s∈R+
(
s 1{x>f(s)}
)
= f↓(x) (60)
where the last equality is by Eq.(54).
D. Proof of Theorem 1
• 1)⇒ 3):
Consider some packet numbers 1 ≤ m ≤ n. If m = n then
3) trivially holds because σ↓(0) = 0. Assume now that m < n.
Let T () be the arrival time function defined by Eq.(19). Take
y = L1+ ...+Ln− with 0 <  ≥ Ln and x = L1+ ...+Lm.
Because Ln is integer, we have T (y) = An and T (x) = Am.
By [20], the max-plus traffic envelope condition Eq.(20)
also holds. Thus
An−Am = T (y)−T (x) ≥ σ↑(y−x) = σ↑(Lm+...+Ln−)
(61)
Take the limit of the above equation as → 0 and obtain
An −Am ≥ (σ↑)−((Lm + ...+ Ln) (62)
By Lemma 3, (σ↑)− = σ↓, which concludes this part of the
proof.
• 3)⇒ 2):
Consider some packet numbers 1 ≤ m ≤ n. If m = n then
2) trivially holds because σ(0) ≥ 0 and σ+(0) ≥ 0. Assume
now that m < n. Eq.(21) follows from Lemma 1 applied to
f() = σ+().
• 2)⇒ 1):
Part 1: no simultaneous arrivals.
We first prove this case assuming that there cannot be
simultaneous arrivals, namely we assume An < An+1 for all
n ∈ N+.
Consider s, t ∈ R+ with 0 ≤ s ≤ t. If s = t then Eq.(18)
trivially holds. Assume therefore that 0 ≤ s < t. Let A =
{A1, A2, ...}. We consider several cases:
Case 1: A∩ [s, t] is empty. In this case. R(t)−R(s) = 0 and
Eq.(18) is trivially satisfied.
Case 2: A ∩ [s, t] is nonempty, s 6∈ A and t 6∈ A. Let m be
the smallest packet number such that s < Am and let n be the
largest packet number such that An < t, so that A ∩ [s,Am)
and A ∩ (An, t] are empty. Therefore
R(t)−R(s) =
n∑
j=m
Lj (63)
and by Eq.(21)
R(t)−R(s) ≤ σ+(An −Am) (64)
We must also have
s < Am ≤ An < t (65)
and thus An −Am < t− s; by Eq.(11)
σ+(An −Am) ≤ σ(t− s) (66)
This concludes the proof in this case.
Case 3: s ∈ A and t 6∈ A. Thus s = Am for some m. Let
n be the largest packet number such that An < t. We have
therefore
R(t)−R(s) =
n∑
j=m
Lj (67)
and
s = Am ≤ An < t (68)
The rest of the proof in this case is as in Case 2.
Case 4: s 6∈ A and t ∈ A. Thus t = An for some n. Let m
be the smallest packet number such that s < Am. We have
therefore
R(t)−R(s) =
n−1∑
j=m
Lj (69)
12
and
s < Am ≤ An = t (70)
Thus
R(t)−R(s) ≤
n∑
j=m
Lj ≤ σ+(An −Am) (71)
where the last inequality is by Eq.(21). Now
An −Am < t− s (72)
R(t)−R(s) ≤ σ(An −Am) (73)
Now An−Am ≤ t− s and σ() is wide-sense increasing, thus
σ(An − Am) ≤ σ(t − s), which concludes the proof in this
case.
Case 5: s ∈ A and t ∈ A. Thus s = Am and t = An for some
m ≤ n. We have therefore
R(t)−R(s) =
n−1∑
j=m
Lj (74)
If m = n then R(t) − R(s) = 0 and Eq.(18) is trivially
verified. We can therefore assume m < n. It follows that
0 ≤ An−1 −Am < An −Am therefore
σ+(An−1 −Am) ≤ σ(An −Am) (75)
By Eq.(21)
R(t)−R(s) ≤ σ+(An−1 −Am) ≤ σ(An −Am) (76)
Part 2: with simultaneous arrivals.
We now allow simultaneous arrivals in the flow (A,L). We
assume that there is a finite number of packet arrivals in every
bounded interval. Indeed, if this does not hold, the conditions
in the theorem are false and the equivalence holds.
We derive from (A,L) another packet sequence, (A′, L′)
obtained by aggregating all packets that arrive at the same
time under (A,L). Formally, (A′, L′) is defined by:
A′1 = min {Am,m ∈ N+}
A′n = min
{
Am,m ∈ N+, Am > A′n−1
}
L′n =
∑
j∈N+ Lj1{Aj=A′n}
Note that L′n is finite for every n by our assumption and L
′
n is
the sum of all packet sizes of all packets that arrive at the same
instant. Note that A′ ∈ Finc and there are no simultaneous
arrivals in the flow (A′, L′).
We next show that, for i = 1, 2, condition i of the theorem
holds for (A,L) if and only if it holds for (A′, L′), which will
conclude the proof.
Condition 1): The cumulative arrival function R() is the
same for (A,L) and (A′, L′) so Condition 1 of the theorem
holds for (A,L) if and only if it holds for (A′, L′).
Condition 2): Assume first that Condition 2) holds for
(A,L). Consider some fixed m′, n′ ∈ N+ and let m be the
index of the first packet such that Am = A′m′ and n the index
of the last packet such that An = A′n′ . We have
n′∑
j=m′
L′j =
n∑
i=m
Li (77)
and An −Am = A′n′ −A′m′ . Since Eq.(21) holds for (A,L),
it follows that it also holds for (A′, L′).
Conversely, assume that Condition 2) holds for (A′, L′) and
consider some fixed m,n ∈ N+. Let Define and m′, n′ by
A′m′ = Am and A
′
n′ = An. We have
n∑
j=m
Lj ≤
n′∑
i=m′
L′i (78)
and An−Am = A′n′ −A′m′ . Since Eq.(21) holds for (A′, L′),
it follows that it also holds for (A,L).
This concludes the proof in this case.
E. Proof of Theorem 2
1) We first prove that the system defined by D1 = A1 and
Eq.(44) is a Π-regulator. We obviously have Dn ≥ Dn−1 i.e.
D ∈ Finc and Dn ≥ An for all n ∈ N+ thus this is a FIFO
system. Also Dn ≥ Π(D,L)n by construction.
2) Next, we show by induction that D′n ≥ Dn.
Base Step: We have D1 = A1 ≤ D′1 because the Π-
regulator is a FIFO system.
Induction Step: Assume D′m ≥ Dm for 1 ≤ m ≤ n − 1.
Let D¯ be the sequence defined by D¯m = D′m for 1 ≤ m ≤
n − 1 and D¯m = −∞ for m ≥ n. We have D′ ≥ D¯
by induction hypothesis and by Condition C4, Π(D′, L) ≥
Π(D¯, L). By Condition C2, Π(D¯, L)n = Π(D′, L)n. There-
fore Π(D′, L)n ≥ Π(D,L)n. But since D′ is Π-regular, we
also have D′n ≥ Π(D′, L)n. Thus
D′n ≥ Π(D,L)n (79)
Now
D′n ≥ D′n−1 ≥ Dn−1 and D′n ≥ An (80)
because the Π-regulator is a FIFO system. Combining the last
two inequalities gives
D′n ≥ max {An, Dn−1,Π(D,L)n} = Dn (81)
3) If D = A then since D is Π-regular by 1) obviously A
is Π-regular.
Conversely, if (A,L) is Π-regular then the identity system,
which maps (A,L) into itself, is a Π-regulator for this flow.
By item 2), we have D ≤ A. But since D ≥ A by construction
it follows that D = A.
F. Proof of Theorem 4
1) We first prove that the system defined by D1 = A1
and Eq.(49) is an interleaved regulator. We obviously have
Dn ≥ Dn−1 i.e. D ∈ Finc and Dn ≥ An for all n ∈ N+ thus
this is a FIFO system. Also by construction
Dn ≥ ΠFn
(
DFn , LFn
)
I(n)
(82)
which is the same as
DFnI(n) ≥ ΠFn
(
DFn , LFn
)
I(n)
(83)
which shows that Df ≥ Πf (Df , Lf) for every flow f , i.e.
every flow at the output is Πf -regular.
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2) Next, we show by induction that D′n ≥ Dn.
Base Step: We have D1 = A1 ≤ D′1 because the interleaved
regulator is a FIFO system.
Induction Step: Assume D′m ≥ Dm for 1 ≤ m ≤
n − 1. Let D¯ be the sequence defined by D¯m = D′m for
1 ≤ m ≤ n − 1 and D¯m = −∞ for m ≥ n. We have
D′ ≥ D¯ by induction hypothesis and thus D′Fn ≥ D¯Fn .
By Condition C4, ΠFn(D′Fn , LFn) ≥ ΠFn(D¯Fn , LFn). By
Condition C2, ΠFn(D¯Fn , LFn)I(n) = ΠFn(DFn , LFn)I(n).
Therefore ΠFn(D′Fn , LFn)I(n) ≥ ΠFn(DFn , LFn)I(n). But
since D′ is ΠFn -regular, we also have D′n = (D
′Fn)I(n) ≥
ΠFn(D′Fn , LFn)I(n). Thus
D′n ≥ ΠFn(DFn , LFn)I(n) (84)
Now
D′n ≥ D′n−1 ≥ Dn−1 and D′n ≥ An (85)
because the interleaved regulator is a FIFO system. Combining
the last two inequalities gives
D′n ≥ max
{
An, Dn−1,ΠFn(DFn , LFn)I(n)
}
= Dn (86)
3) Since the system is an interleaved regulator by item 1,
every flow f in the output sequence is Πf regular. Thus, if
D = A, the input is equal to the output and every flow f in
the input sequence is also Πf regular.
Conversely, if every flow in (A,L, F ) is Πf -regular then
the identity system, which maps (A,L, F ) into itself, is an
interleaved regulator for this packet sequence. By item 2), we
have D ≤ A. But since D ≥ A by construction it follows that
D = A.
G. A Numerical Example
We choose per unit values where 1 data unit = 1200 bytes
and 1 time unit = 12µsec. Consider a scenario with 2 flows.
For flow 1, all packets have length equal to 2 data units, and
for flow 2 it is 1 data unit. Flow 1 is subject to a packet
spacing regulation with τ1 = 5 time units and flow 2 to a
packet spacing regulation with τ2 = 10 time units.
We use the notation of Figures 3 and 4. The input packet
sequence to the FIFO systems S is (A,L, F ) with
A = (0, 5, 5, 10, 15, 15, 10, 25, 25, ...)
L = (2, 2, 1, 2, 2, 1, 2, 2, 1, ...)
F = (1, 1, 2, 1, 1, 2, 1, 1, 2, ...)
In other words, flow 1 sends one packet every 5 time units
and flow 2 sends one packet every 10 time units, which arrives
immediately after an even-numbered packets of flow 1. At the
input, both flows are conforming to their regulation constraints.
The output of the FIFO system S is (D,L, F ) with
D = (5, 7, 8, 15, 17, 18, 25, 27, 28, ...)
i.e., the odd packets of flow 1 have a response time of 5 time
units, the even packets of 2 time units, and the packets of flow
2 have a response time of 3 time units. This corresponds to
the case where S is a simple priority queue, where flows 1
and 2 are served with low priority at a rate equal to 1 p.u.
(i.e. 800 Mb/s) and where a high priority packet preempts the
server during time intervals [0; 3], [10; 13], .... The worst-case
delay at S for flow 1 is d1 = 5 time units and for flow 2
it is d2 = 3 time units. The overall worst-case delay at S is
d = 5 time units.
The output of the minimal interleaved regulator is (E,L, F )
with
E = (5, 10, 10, 15, 20, 20, 25, 30, 30, ...)
Indeed the odd packets of flow 1 are not delayed by the
minimal interleaved regulator, but the even packets are de-
layed because they arrive too early with respect to a spacing
constraint of 5 time units. Packets of flow 2 are delayed
because they stand behind the even packets of flow 1. For
flow 1, the worst-case delay at the combination of S and the
interleaved regulator is d1tot = 5 time units and for flow 2 it
is d2tot = 5 time units as well. The overall worst-case delay is
dtot = d = 5 time units. The overall worst-case delay is not
increased by the minimal interleaved regulator, but the worst-
case delay of flow 2 is increased.
The output of the bank of per-flow regulators is (E′, L, F )
with
E′ = (5, 10, 8, 15, 20, 18, 25, 30, 28, ...)
The difference with the interleaved regulator is that packets
of flow 2 are not delayed (as a result, the bank of per-flow
regulators is not globally FIFO). For packets of flow 2 we
have E′n < En.
